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Abstract. The deployment of the next generation computing platform at ExaFlops
scale requires to solve new technological challenges mainly related to the impres-
sive number (up to 106) of compute elements required. This impacts on system
power consumption, in terms of feasibility and costs, and on system scalability
and computing efficiency. In this perspective analysis, exploration and evaluation
of technologies characterized by low power, high efficiency and high degree of
customization is strongly needed. Among the various European initiative targeting
the design of ExaFlops system, ExaNeSt and EuroExa are EU-H2020 funded ini-
tiatives leveraging on high end MPSoC FPGAs. Last generation MPSoC FPGAs
can be seen as non-mainstream but powerful HPC Exascale enabling components
thanks to the integration of embedded multi-core, ARM-based low power CPUs
and a huge number of hardware resources usable to co-design application oriented
accelerators and to develop a low latency high bandwidth network architecture.
In this paper we introduce ExaNet the FPGA-based, scalable, direct network ar-
chitecture of ExaNeSt system. ExaNet allow us to explore different interconnection
topologies, to evaluate advanced routing functions for congestion control and fault
tolerance and to design specific hardware components for acceleration of collective
operations. After a brief introduction of the motivations and goals of ExaNeSt and
EuroExa projects, we will report on the status of network architecture design and
its hardware/software testbed adding preliminary bandwidth and latency achieve-
ments.
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1. Introduction
The next generation HPC systems will be characterized by ExaFlops performances — i.e.
1018 Floating Point Operations per second — and will be used in a broad class of large
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size, computing-demanding scientific and industrial applications, ranging from modeling
and simulation of complex physical systems to biotechnology, cloud computing, big data
and analytics.
At a very high level of abstraction, an ExaFlops-scale HPC system will be composed
of something in the order of millions of computing cores. A simple system power esti-
mation, based on current state-of-the-art technologies and 106 compute elements, yields
a total power consumption of ∼ 100MW which is a factor 5÷10 more than what is gen-
erally agreed as the maximum possible for a single data center site.
So, if in the past the challenge was to achieve the floating point performance tar-
get with the minimal number of computing components and limited procurement costs,
today the computing efficiency, the power consumption and the system cooling have
become key factors driving HPC design. In this perspective, the next generation one-
million cores HPC systems have to adopt low power CPUs, co-design and integrate
application-oriented computing accelerators, build new cooling mechanics while design-
ing scalable, low latency, high performance interconnection architectures suitable for
such as extreme scale systems.
In this paper we describe the architecture and the FPGA implementation of ExaNet,
a novel network architecture targeted for Exascale HPC systems which is under design in
the framework of H2020 EU-funded projects, ExaNeSt and EuroExa, whose motivations
and goals are described in section 2. Section 3 details the ExaNet architecture and hard-
ware implementation while section 4 describes the KARMA test framework, discussing
power consumption estimations and preliminary latency and bandwidth test results.
2. Designing European ExaScale systems: ExaNeSt and EuroExa H2020 project
In the last 5 years a number of EU-funded initiatives were launched, trying to reduce the
technological gap between European and extra-European HPC systems. Leveraging on
ARM architectures, the Mont-Blanc series of projects [1] has paved the way towards an
HPC system based on low power CPUs while the UniServer [2] project has designed a
scalable platform based on ARM-based microservers.
The ExaNeSt [3] project, started on December 2015 and funded in EU H2020 re-
search framework (call H2020-FETHPC-2014, n. 671553), is a pillar of a larger ini-
tiative that includes ExaNode [4] and EcoScale [5] projects and aims to demonstrate
the efficient usage of low power architectures in Exascale computing platforms. ExaN-
ode focuses on delivering a novel, highly power-efficient compute element for HPC and
EcoScale deploys a full software stack needed to use high-end FPGAs as accelerators
for HPC systems. Furthermore, ExaNeSt combines industrial and academic research ex-
pertise to design the architecture and deploy a fully functional demonstrator of an inno-
vative system-level interconnect, distributed NVM (Non-Volatile Memory) storage and
advanced cooling infrastructure for an ARM-based ExaFlops-class supercomputer.
One of the main goals within ExaNeSt is the design of ExaNet: a novel, unified
(for data and storage traffic), low latency, high throughput, RDMA-based interconnect
architecture suitable for extreme scale system. The project leans on last generation high
end SoC (System on Chip) FPGAs — the Xilinx Zynq UltraScale+[6] with 4 ARM
Cortex-A53 embedded cores running at up to 1.5GHz — to integrate thousands of cores
into a fully working system prototype.
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Starting in September 2017, a new H2020 EU initiative named EuroExa [7] —
funded under the FETHPC-2016 program (call H2020-FETHPC-2016, n. 754337) —
will build upon ExaNeSt results to deliver a world-class, ARM-based HPC platform pro-
totype. The main deliverable of the project is a co-designed platform capable of scaling
to a peak performance to 400 PFlops in a system with a peak power envelope of 30 MW
achieved through a customized ARM-based processing unit, the adoption of FPGAs for
data-flow acceleration and the integration at rack level of a low latency, high throughput
ExaNet-based network architecture.
3. ExaNet
ExaNet is responsible for data communication at Tier 0/1/2 of the network interconnect
of the ExaNeSt project. ExaNet is the product of a joint collaboration among the Foun-
dation for Research and Technology (FORTH) in Greece and Istituto Nazionale di Fisica
Nucleare (INFN) in Italy. The INFN APE Research group, which in the past has designed
the APEnet [8] 3D-Torus network architecture, is responsible for the ExaNet Network
IP that provides switching and routing features and manages the communication over
the High Speed Serial (HSS) links through different levels of the ExaNeSt interconnect
hierarchy:
• the high-throughput intra-QFDB level (Tier 0) for data transmission among the
four FPGAs of the ExaNeSt node;
• the intra-Mezzanine level (Tier 1) directly connecting the network FPGAs of dif-
ferent nodes within the same mezzanine;
• inter-Mezzanine communication level (Tier 2) managing the connectivity of the
Mezzanine based on SFP+ connectors and allowing for the implementation of a
direct network among QFDBs within a Chassis.
The ExaNet Network IP mainly consists of two hardware components:
• the APErouter, handling the routing and switching mechanism of the network IP
as described in Section 3.3;
• the APElink I/O interface, managing the data transfers over the HSS links as
reported in Section 3.4.
3.1. ExaNet development platform.
Being the early stages of the ExaNeSt project, the current ExaNet release was designed
on a Trenz [9] TEBF0808 system, featuring the same Xilinx Ultrascale+ MPSoC FPGA
family chosen for the final prototype (XCZU9EG). Preliminary tests were performed
to validate the network, connecting up to four boards shaping a 2× 2 mesh topology
through the two SFP+ connectors available on each Trenz system.
The testbed allows to validate the adoption of the APEnet architecture at both Tier 0
and Tier 1. The QFDB composed by four FPGAs matches perfectly with the testing
platform. Furthermore, the development platform emulates the communication among
the four network FPGAs of the QFDBs hosted within the track-1 mezzanine.
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3.2. Packet structure
A modified version of the APEpacket is the data structure of the ExaNet communica-
tion system based on the latest generation of the APEnet protocol. Figure 1 outlines the
ExaNet packet.
Figure 1. Format examples of packet and APElink protocol of the ExaNet interconnect.
The packet is composed by a 128-bit header, a 128-bit footer and a payload. The
maximum payload size is 256÷512 bytes, being a good compromise between bandwidth
performances and routing efficiency (to avoid delaying high priority packets).
3.3. APErouter
The APErouter block dynamically interconnects the intra-tile ports — i.e. the interface
between the programming logic and the programming subsystem — and inter-tile ports
— i.e. the I/O interface with the other nodes — and comprises a fully connected switch,
plus routing and arbitration blocks.
The current release of the APErouter is targeted to Xilinx devices and is compli-
ant with the ExaNet Header format. It manages different kinds of packets and supports
byte-aligned data structures in memory — the previous releases were word-aligned. The
design has been tuned to evaluate different network topologies and to explore the in-
troduction of new features — adaptive routing algorithms and hardware acceleration of
collective functions.
Although the basic functionalities of the APErouter were verified in the past — on
the QUonG [10] prototype located in Rome — correct behaviour of the new release is
currently under test on the mini-cluster composed by Trenz boards described in Sec-
tion 3.1. Single- and multiple-hop tests were performed and the results are shown in
Section 4 and Section 4.3.
The block diagram of the APErouter is depicted in Figure 2.
The bidirectional Switch Port contains transmitting (TX) and receiving (RX) FI-
FOs. The header/footer FIFOs are 128×128 bit (2 KB), while the intra-tile and inter-tile
payload FIFO are 4096×128 bit (64 KB) and 1024×128 bit (16 KB) respectively.
The Switch Gate connects data and control signals coming from the intra-tile and
inter-tile ports with the crossbar. It manages the data flow preventing FIFOs overflow and
guarantees proper transmission of the packet sequence — header, payload, footer.
The Router applies a deterministic Dimension-Ordered Routing (DOR) policy con-
sisting in reducing to zero the offset between current and destination node coordinate
along one dimension before considering the offset in the next dimension. The router is
able to simultaneously handle more than one packet transaction. Specialized priority reg-
isters allow selecting the coordinates evaluation order — i.e. first Z is consumed, then Y
and finally X — and disabling ports altogether. The implemented switching technique is
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Figure 2. The block diagram of the APErouter on ExaNet prototype.
Virtual Cut-Through [11] (VCT): the router starts forwarding the packet as soon as the
algorithm has picked a direction and the buffer used to store the packet has enough space.
The DOR algorithm, not per-se deadlock-free, is made as such by the implementation of
two virtual channels for each physical channel; the router sends packets using the upper
virtual channel if the offset between current and destination node is greater than zero, the
lower virtual channel otherwise.
The Arbiter manages conflicts among the requests, granting ordered access to pack-
ets coming from different ports that request the same destination port. The scheduling
algorithm is configurable: Round Robin or Fixed priority — the latter can be modified at
run-time writing the proper configuration register.
3.4. APElink
Packet payload is encapsulated in a lightweight protocol sketched in Figure 1. Two words
— Magic/Start — are included into the data flow over the serial links to frame the packet
boundaries and announce the transmission of the Header; their transmission takes 2 clock
cycles only.
Since misrouted packets are disruptive for the network, the highly critical header
integrity is protected by an Error Correction Code (ECC). Payload integrity is guaranteed
by a CRC32 code. APElink does not provide any acknowledgement or retransmission
mechanism, to not affect performance of the transmission forcing the implementation of
additional memory buffers.
Buffer availability is measured by credit; exchanging credits by two communicating
nodes is mandatory to avoid buffer overflow. Outbound words consume it, causing trans-
mission suspension as soon as a programmable credit threshold (TRED) is reached – i.e.
credit is exhausted – and resuming as soon as info about newly available space bounces
back to the transmitter – i.e. credit is eventually restored. This information is exploited
by the router to manage the data flow implementing the VCT switching mechanism.
Besides, some information regarding the health of the node can be optionally em-
bedded in the credits, allowing for a fault communication mechanism — LO|FA|MO [12]
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— that avoids single points of failure and guarantees a fast broadcast of critical status to
neighboring nodes. This embedding of diagnostic messages in the communication pro-
tocol limits the amount of additional overhead (no custom diagnostic packets are neces-
sary) and prevents this flow from affecting overall performance.
3.4.1. APElink hardware IP
The APElink hardware IP manages the communication protocol over the serial links,
adapting the inter-tile port interface of the APErouter with the outbound interface of the
network adapter. The APElink IP consists of two main components: (i) the Transmission
Control Logic (TCL), a totally FPGA vendor-independent IP, that manages data and
credit flow over the link (OSI Data Link, APElink) and (ii) the Transceiver, provided
by the FPGA vendor and configured to fit the design requirements, implements the OSI
Physical layer, APEphy).
Figure 3. APElink block scheme.
The interface between TCL and Transceiver is based on a standard Ready/Valid
mechanism, to be compliant with the AXI stream protocol and to increase the compat-
ibility of the APElink hardware component with different FPGA vendor IPs or custom
transceiver controllers. The block diagram of current ExaNet APElink data transmission
system is shown in Figure 3.
The transceiver IP is based on Xilinx Aurora 64B/66B core. Aurora 64B/66B is a
lightweight, serial communications protocol for multi-gigabit links. It is used to transfer
data between devices using one or many GTH transceivers.
4. KARMA Test Framework
King ARM Architecture (KARMA) is a software-oriented test framework to validate the
ExaNet Network IP. The main idea behind its design is the use of the multicore ARM
Cortex-A53 Programming System (PS) to emulate in software the functionalities of the
Network Interface (NI), exploiting the AXI low latency communication capabilities be-
tween the PS and the Programming Logic (PL) that implements the system under test.
This approach turned out to be very effective, allowing for test and validation of the Ex-
aNet Network IP since the earliest stages of its development. It also enabled the rapid
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prototyping of various architectural solutions for the interface between the NI and the
Switch systems. Finally, using the framework we were able to characterize the perfor-
mance of the two systems in terms of latency.
Figure 4. KARMA test framework for the ExaNet Network IP validation.
On the hardware side, the intra-tile ports are directly connected to the ARM HPM
AXI port through an adapter IP, whose only purpose is the conversion between streaming
and memory-mapped AXI protocols.
Current KARMA does not implement any DMA-access to the intra-tile ports, so that
ARM must issue a write for every single word into header/data FIFOs, which is obviously
suboptimal for bandwidth but appropriate for gauging the latency of small-sized packets.
Moreover, a set of configuration/status registers is accessible on the same AXI bus
through the “Target Controller” IP, which allows configuration of the router (e.g. setting
coordinates and lattice size) and probing FIFOs and link status.
An overview of the KARMA test framework is depicted in Figure 4, where the
ExaNet Network IP— i.e. 3×2 APErouter and two APElink Transmission Control Logic
blocks and Target Controller — is the device under test. Its operating frequency jointly
with the APEphy, composed by the FPGA embedded transceiver, is 156.25 MHz in order
to achieve 10 Gbps on the serial side. The Zynq Ultrascale+ Programming Subsystem —
i.e. the Quad-core ARM Cortex-A53 — works at a frequency of 1.5 Ghz.
The resource usage of the ExaNet Network IP is reported in Table 1.
IP LUT LUT FF Registers BRAM GTH
ExaNet Network IP 17287 (6.3%) 5577 (6.3%) 18954 (6.3%) 116.5 (12.7%) 0
APErouter 3×2 9599 (3.5%) 3162 (1.2%) 7649 (1.2%) 0 0
APElink TCL (2x) 5253 (2.0%) 1698 (0.6%) 4854 (0.8%) 0 0
Target Controller 2468 (0.9%) 187 (0.1%) 6451 (1.1%) 0 0
APEphy Aurora 829 (0.3%) 488 (0.2%) 3107 (0.6%) 0 2 (12.5%)
Table 1. KARMA hardware resources overview.
4.1. Power Consumption
The Figure 5 shows the power consumption as estimated by the Xilinx tool for the
KARMA platform.
The ExaNet Network IP drains 0.136 W only. The result is strongly dependent by
the number of intra- and inter-tile ports provided as shown in Figure 6.
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Figure 5. ExaNet Network IP power consumption. Figure 6. APErouter power consumption.
The total APErouter power consumption is 0.088 W, whereas 72% is the fraction
taken by the inter- and intra-tile ports. Thus, the size of the FIFOs and the number of
implemented virtual channels modify the final result. Although a fine tuning should re-
duce the values, the achieved result is encouraging nonetheless. The power consump-
tion for each APElink TCL is negligible (0.009 W) while the Aurora transceivers of the
APEphy consumes 0.337 W. The amount of channel provided by the I/O interface is in-
deed the main factor. Finally, the Zynq Ultrascale+ drains 2.822 W, thus the total power
consumption of each board of the development platform is 3.5 W.
4.2. Latency test
The measurements of the round-trip latencies between two boards — shown in Fig-
ure 7 and Figure 8 — were taken bypassing the kernel driver to avoid the notori-
ously non-optimal bounce-buffering mechanism and the slow interrupt handling by
GNU/Linux. This was done implementing a user-space ping-pong application which ex-
ploits /dev/mem to directly access the memory-mapped hardware.
Figure 7. The Roundtrip latency for one and two
hops.
Figure 8. A small-packet, up to 128 Byte — zoom
of the roundtrip latency.
The stated difference in time of 0.46µs for the two- and one-hop measurements
provides an estimate of the single-hop traversal time contribution to the total latency. The
times spent by the ARM in reading (∼ 0.4µs, about 20 clock cycles per word) and in
writing (< 0.1µs, 4 clock cycles per word) on the intra-tile port are independent from
the number of hops.
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4.3. Hardware Bandwidth Test
As stated before, the KARMA testbed was not designed with the purpose of evaluating
the bandwidth of the device under test. Nevertheless, the FPGA firmware provides a
self-test mechanism to measure the bandwidth of the ExaNet Network IP.
The self-test mechanism is composed by three simple IPs: (i) the Traffic Genera-
tor generates EXApackets and fills in the transmitting FIFOs; (ii) the Consumer flushes
the receiving FIFOs avoiding the overflow; (iii) the Performance Counter samples and
stores the clock cycles needed to complete the data transfers. Configuration registers can
customize these self-test packets in their type, size, destination coordinates and ports.
Figure 9. APErouter bandwidth. Figure 10. APElink bandwidth.
Figure 9 shows the bandwidth achieved by the APErouter when moving data be-
tween two ports. The square markers denote the theoretical peak bandwidth considering
the 128-bit bus operating at 156.25 MHz. The efficiency is 76% for a 512-byte packet —
i.e. the maximum packet size — when the protocol overhead is 6.25%. The performance
loss is due to the unoptimized pipeline of the APErouter hardware IP. Some improve-
ments are gained doubling the sending ports (i.e. 2× Intra-Tile ports) and transmitting
packets to the same target port; in this case, the efficiency at 512 byte is 89.5%.
The APElink result is shown in Figure 10. The theoretical bandwidth is capped at
10 Gbps due to the SFP+ connectors of the Trenz Boards. The efficiency is 90% for
512-byte packets, which is aligned with the estimate.
4.4. Conclusion
In this paper we introduced ExaNet: a modular, low latency, high throughput network
architecture suitable for next generation HPC systems under design in ExaNeSt and Eu-
roExa H2020 projects. The preliminary results are very encouraging, taking into account
the available margins we have for optimization and improvement: i) a sub-µS single-hop,
node-to-node roundtrip packet transfer latency and ii) a measured bandwidth close to the
peak limit for small-to-medium size packets.
The next step foresees the improvement of the current ExaNet IP to be integrated in
the ExaNeSt final prototype. The design will focus on adding more inter-node APElink
channels and intra-tile ports to implement and test ExaNeSt direct network topologies
and sustain the QFDB generated traffic. The ExaNet architecture will be enriched by
the addition of new IP blocks in order to accelerate collective operations and support
adaptive routing to improve network performances and fault tolerance. In the course of
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2018, the ExaNet IP will be deployed in the ExaNeSt final prototype and ported on the
coming EuroExa testbeds.
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